Find Your Next Job

Physical Design Soc Clock Lead

Posted on March 21, 2025

  • Fort Collins, United States of America
  • 161230.0 - 227620.0 USD (yearly)
  • Full Time

Physical Design Soc Clock Lead

Job Description


As a Physical Design SoC Clock Lead, your responsibilities will include but not limited to:

  • Define and develop physical clock architectures, drive clocking designs, and create clocking methodologies and guidelines for IPs or SoCs.
  • Define SoC or subsystem level clocking targets and drive design teams to achieve these objectives as required.
  • Build simulation models, drive physical implementation, conduct clock analysis, and support power grid methodologies and implementation.
  • Create scalable flows for clocking infrastructure for better performance and power in the design.
  • Interact with architecture and IP/SoC design teams to understand clocking requirements and helps them in deciding the right clock distribution methodology based on power and performance requirements.
  • Drive overall clock generation and distribution methodology.
  • Work with block level designers to implement the clocking techniques for optimizing skew and power.
  • Perform jitter analysis and measurements and provide feedback to block level and top-level physical design engineers on key fixes required.


Qualifications


You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

  • Bachelor's degree in Electrical / Computer Engineering, Computer Science or in a STEM related field of study with 5+ years of experience or a Master's degree with 4+ years of relevant experience.
  • 4+ years of experience hands-on experience across the entire spectrum of RTL to GDS implementation on advance semiconductor technology nodes and specific challenges in clock design.
  • 4+ years of experience in Clocking techniques, static timing analysis (STA), clock domain crossing (CDC) checks, jitter/skew analysis and low-power clocking strategies.

Preferred Qualifications:

  • Design Tools, flows and Methods development.
  • Previous SoC Clock lead roles.
  • Strong leadership and communication skills, ability to plan and work independently and coordinate with cross-functional teams
  • Experience with scripting skills in Tcl, Perl, or Python for automation and flow enhancements Understanding of signal integrity, electromigration, and power integrity in the context of clock networks.

Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.


Inside this Business Group


The Data Center & Artificial Intelligence Group (DCAI) is at the heart of Intel’s transformation from a PC company to a company that runs the cloud and billions of smart, connected computing devices. The data center is the underpinning for every data-driven service, from artificial intelligence to 5G to high-performance computing, and DCG delivers the products and technologies—spanning software, processors, storage, I/O, and networking solutions—that fuel cloud, communications, enterprise, and government data centers around the world.

Other Locations


US, TX, Austin; US, CA, Santa Clara; US, MA, Boxborough

Posting Statement


All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.

Annual Salary Range for jobs which could be performed in the US $161,230.00-$227,620.00
  • Salary range dependent on a number of factors including location and experience


Working Model


This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

Tailor Your Resume for this Job


Share with Friends!

Similar Jobs


Intel Corporation Intel Corporation

Soc Micro Architect

Job Description Do Something Wonderful! Intel put the Silicon in Silicon Valley. No one else is thi…

Full Time | Santa clara, United States of America

Apply 4 hours, 33 minutes ago

Intel Corporation Intel Corporation

Full Chip Layout - Physical Architect

Job Description Come join us as a Full Chip Layout - Physical Architect and together let's grow and…

Full Time | Santa clara, United States of America

Apply 4 hours, 33 minutes ago

Qualinx Qualinx

Team Lead Digital Verification

Who are we? Imagine being part of the dynamic journey at Qualinx – a startup born when three …

Full Time | Delft, Netherlands

Apply 4 days, 1 hour ago

Intel Corporation Intel Corporation

Power And Performance Lead-Client Silicon

Job Description About the Role: We are seeking a highly skilled SoC Power and Performance Engineer …

Full Time | Folsom, United States of America

Apply 1 week, 1 day ago

Intel Corporation Intel Corporation

Physical Design Low Power Verification (Vclp) Lead

Job Description Do Something Wonderful! Intel put the Silicon in Silicon Valley. No one else is thi…

Full Time | Santa clara, United States of America

Apply 2 weeks ago

Intel Corporation Intel Corporation

Power Management Micro-Architect

Job Description Come and be a part of the team creating SoC and chip-set designs and products for I…

Full Time | Folsom, United States of America

Apply 3 weeks, 2 days ago